Google Replaces TSMC CoWoS with Intel EMIB-T Packaging for Next-Gen TPU, Supporting 8-10x Larger Die Size by 2026

According to SemiAnalysis, Google's next-generation tensor processing unit (TPU) codenamed Humufish is abandoning Taiwan Semiconductor Manufacturing Company's (TSMC) CoWoS advanced packaging technology in favor of Intel's EMIB-T 2.5D packaging approach. Intel claims its EMIB-T can support die sizes up to 8-10 times larger than TSMC's CoWoS-S, which has a maximum scalability of approximately 3.3 times mask reticle size. The shift marks Intel's entry into hyperscale cloud customer supply chains and addresses TSMC's persistent CoWoS capacity constraints that have limited production for AI accelerators. EMIB-T uses miniature silicon bridges instead of large silicon interposers, targeting improved cost efficiency and design flexibility, with Intel claiming competitive yields and computational density by 2026.
Disclaimer: The information on this page may come from third-party sources and is for reference only. It does not represent the views or opinions of Gate and does not constitute any financial, investment, or legal advice. Virtual asset trading involves high risk. Please do not rely solely on the information on this page when making decisions. For details, see the Disclaimer.
Comment
0/400
No comments